

# Developments in 300mm Low-Power Si Capacitive Modulators Invited paper

C. Baudot, I. Charlet, M. Douix, S. Guerber, S. Crémer, N. Vulliet, J. Planchot, R. Blanc, L. Babaud, C. Alonso-Ramos, et al.

# ► To cite this version:

C. Baudot, I. Charlet, M. Douix, S. Guerber, S. Crémer, et al.. Developments in 300mm Low-Power Si Capacitive Modulators Invited paper. European Conference on Integrated Optics (ECIO), May 2018, Valencia, Spain. hal-04475225

# HAL Id: hal-04475225 https://universite-paris-saclay.hal.science/hal-04475225v1

Submitted on 23 Feb 2024

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# **Developments in 300mm Low-Power Si Capacitive Modulators**

Invited paper

Charles Baudot<sup>1</sup>, I. Charlet<sup>1,2</sup>, M. Douix<sup>1,2</sup>, S. Guerber<sup>1,2</sup>, S. Crémer<sup>1</sup>, N. Vulliet<sup>1</sup>, J. Planchot<sup>1</sup>, R. Blanc<sup>1</sup>, L. Babaud<sup>1</sup>, C. Alonso-Ramos<sup>2</sup>, D. Benedikovich<sup>2</sup>, S. Messaoudène<sup>3</sup>, S. Kerdiles<sup>3</sup>, P. Acosta-Alba<sup>3</sup>, C. Euvrard-Colnat<sup>3</sup>, E. Cassan<sup>2</sup>, D. Marris-Morini<sup>2</sup>, L. Vivien<sup>2</sup>, and F. Boeuf<sup>1</sup>

 <sup>1</sup> Technology R&D, STMicroelectronics SAS, 850 rue Jean Monnet - 38920 Crolles France
 <sup>2</sup> Centre de Nanosciences et de Nanotechnologies, Univ. Paris Sud, Paris Saclay, CNRS - 91405 Orsay, France
 <sup>3</sup> 3Université Grenoble Alpes - CEA, LETI, MINATEC Campus, 38054 Grenoble, France Tel: +33438923492, e-mail: charles.baudot@st.com

# ABSTRACT

We report on the development of high speed phase shifters for next generation of Si photonics transceivers, based on capacitive structures. Experimental measurements show a  $V_{\pi}L_{\pi}$  of 0.5V.cm in accumulation regime. We also show that the addition of a SiGe layer at the capacitive interface leads to an improvement of 25 % of the phase shifter efficiency.

Keywords: Silicon capacitive modulators, damascene process, poly silicon, SiGe booster

### **INTRODUCTION**

Silicon photonics has emerged industrially more than a decade ago and is now a well-established technology. Currently, the main application addressed is data-communication, essentially providing active optical transceiver cables for data-centres and metro interconnection networks. The vast deployment of data-centres across the World and its expansion into hyper-data-centres triggers the needs to increase the data-rate transmission, improve the power consumption efficiency and reduce optical signal losses to achieve faster and longer-reach cables.

A key component used in silicon photonics is the modulator found in the transmitter section. It consists of applying a signal amplitude modulation on the optical carrier using an electro-optical effect. PN junctions put in a Mach-Zehnder interferometer (MZI) configuration are the common components used to perform that operation. However, the poor electro-optical efficiency of the diodes result in millimetre long MZI sub-systems. High power consumption of the electronic driver, which controls the MZI diodes, is the principal consequence of that low-efficiency and high footprint [1].

In this paper, we propose a new electro-optical device architecture based on a capacitive structure. Various experimental studies were reported on capacitive structures in silicon platforms [3], [4], [4]. However, our focus is to integrate the device within a transceiver system. We develop a fabrication scheme that makes it possible to co-integrate a Crystal-Si, Oxide, Poly-Si Accumulator (COPA) with other active devices such as Si pn and pin junctions, Ge photodiodes and a complex, 4 layer electrical interconnection back-end of line (BEOL). Our strategy is to insert a new process module within in photonics fabrication flow without any alteration to other devices.

# 1. CAPACITIVE MODULATOR DESIGN

Figure 1a-b shows the capacitive phase-shifter cross-section. The COPA structure is formed by a P-doped crystalline Si layer, on top of which SiO<sub>2</sub> and N-doped poly Si layers are deposited. As a function of the voltage applied on the P<sup>++</sup>/N<sup>++</sup> contacts, carrier accumulation occurs around the oxide layer, leading to refractive index variations in the centre of the waveguide, and phase modulation of the guided mode. The performances of the COPA structure are simulated by solving Poisson equation within Synopsys Device module [5] and the optical mode profile with Lumerical MODE [6]. The impact of the oxide thickness (noted t<sub>ox</sub>) and the doping levels (D) are simulated. The t<sub>ox</sub> variation is between [5 - 15]nm and D between  $[5.2E^{17} - 1.7E^{18}]$ cm<sup>-3</sup>. The voltage swing V<sub>pp</sub> is of only 0.9V to ensure ow power consumption. Previous simulations indicated that the best efficiency is thus obtained for an applied voltage between [0.9 - 1.8]V, keeping the capacitive structure in the accumulation regime.

To evaluate the phase shifter performance, the optical modulation amplitude (OMA) is considered. It depends on the phase shift per unit length  $\Delta \phi$  (rad/mm), and on the optical loss per unit length  $\alpha$  (mm<sup>-1</sup>). For an optical input power of 1mW, the OMA of a L-long phase shifter is given by (1).

$$OMA = e^{-\alpha L} |\sin(L \cdot \Delta \phi)|$$
(1)

From (1) we can see that OMA depends on the phase shifter length. From the derivative of (1), we can deduce the optimal length  $L_{opt}$  that maximizes OMA [7]:

$$L_{opt} = \frac{1}{\Delta \phi} . \operatorname{atan}(\frac{\Delta \phi}{\alpha})$$
(2)

Figure 1c shows the evolution of  $\Delta \varphi$  and  $L_{opt}$  as a function of D and  $t_{ox}$ . The largest phase shift efficiency are obtained for thin oxide and for the lowest values of the doping level. However higher D reduces the device footprint, while device speed which is limited by RC product decreases when the oxide thickness and doping level decreases. The operating range for 25 Gbit/s and 56 Gbit/s are coloured in Fig 1c, showing that  $t_{ox} \ge 7nm$  and  $t_{ox} \ge 12nm$  are required for 25 Gbit/s respectively.



*Figure 1: (a) Phase-shifter cross-section showing the capacitive structure. (b) Detailed cross-section of the COPA waveguide. A thin layer of p-type SiGe can eventually be grown above the SOI layer. (c) Simulated features of the capacitive structure.* 

### 2. FABRICATION PROCESS

The fabrication scheme has been defined in order to be able to co-integrate the COPA structure with the other active devices already present in Si transceivers. The module which has been added in the process flow consists of conventional Si CMOS process steps (Fig. 2). First, the SOI layer is patterned, encapsulated and doped using boron. Then the encapsulating SiO<sub>2</sub> is partially etched, forming a cavity where the SiO<sub>2</sub> interface, the poly-Si and eventually the Si<sub>0.71</sub>Ge<sub>0.29</sub> layers are deposited. The mono-crystalline Si<sub>0.71</sub>Ge<sub>0.29</sub> alloy is obtained by selective epitaxial growth using Si as seed layer. Accordingly, we then use high temperature SiO<sub>2</sub> deposition for the dielectric interface. Otherwise, in the absence of SiGe, we use rapid thermal oxidation of the SOI layer at temperatures between 850°C and 1050°C to generate the capacitive interface. A thick layer of amorphous Si deposited by LPCVD, followed by a CMP and a crystallisation anneal generates the poly-Si branch of the device [8]. Finally, the poly-Si is patterned and doped by phosphorous implantation. Figure 2b shows a cross-section TEM of the fabricated structure with the relevant BEOL metallization. Further TEM analysis done on dedicated samples also shows the grown SiGe at the capacitive interface (Fig. 2c-d).



Figure 2: (a) Fabrication steps of the module inserted in the standard flow to generate a capacitive structure. The six main steps consist of a damascene approach to generate the second opto-electrical branch of the device. (b) TEM cross-section showing the patterned capacitive structure and metal interconnections. (c & d) Close-up of the optical section of the device showing both SiGe and oxide interfaces.

#### **3. EXPERIMENTAL CHARACTERIZATION**



Figure 3: (a) Evolution of  $V_{\pi}L_{\pi}$  for different waveguide widths as a function of the applied voltage. (b) Effect on the phaseshift of a thin SiGe layer above the SOI.

The static features of the modulator are assessed at  $\lambda = 1310$ nmn using 700 µm phase shifter embedded in a Mach Zehnder interferometer. The modulator efficiency is measured for different waveguide widths (W on Fig.1b) at fixed t<sub>ox</sub>= 7.5nm (<u>Figure 3</u>a). Estimations, using the RC product and the V<sub>π</sub>L<sub>π</sub> for W = 400nm and V<sub>pp</sub>= 0.9V suggest 25 Gbit/s operation feasibility. Such a configuration leads to V<sub>π</sub>L<sub>π</sub> = 5V. mm. Comparatively, this COPA modulator would be 8 times more efficient than a typical pn junction at 25 Gbit/s [1].

SiGe exhibits a stronger electro-optic effect than Si [9]. Modulators with  $t_{ox}$ =13nm and including a 15-nm Si<sub>0.71</sub>Ge<sub>0.29</sub> layer below the oxide layer (Fig. 1a) are also characterized (Fig. 4b). The capacitance value is 10% higher as compared with a full Si equivalent structure, while the phase-shift is 25% better (Fig. 3b) but the optical losses are 40% higher. Thus, we observe that the effect of the SiGe layer is significant but not optimized yet. Consequently, we can expect to improve COPA modulators by integrating a well-designed SiGe layer.

# CONCLUSION

We demonstrate the fabrication of a capacitive structure compatible with a full transceiver integration. Experimental characterizations show the high efficiency obtained of the COPA structure, which is 8 times better than using a standard pn-junction. Such a high efficiency allows a reduction of the phase shifter length and required voltage swing which paves the way towards high speed and low power consumption modulators. Furthermore the integration of a SiGe layer below the oxide layer is promising as a 25% improvement of the phase shift has been already obtained

#### ACKNOWLEDGEMENTS

This work was partially funded by the European Commission through the H2020-ICT-27-2017 COSMICC project under the grant agreement n°688516.

### REFERENCES

- [1] E. Temporiti *et al.*: Insights into silicon photonics Mach-Zehnder based optical transmitter architectures, *IEEE Journal of Solid-State Circuits*, vol. 51, pp. 3178-91, Dec. 2016.
- [2] J. V. Campenhout *et al.*: Low-voltage, low-loss multi-Gbps silicon micro-ring modulator based on a MOS capacitor, *in IEEE International Conference on Group IV Photonics*, 2012, pp. 10-12.
- [3] A. Liu et al.: A high-speed silicon optical modulator based on a metal-oxide-semiconductor capacitor, *Nature*, vol. 427, no. 6975, pp. 615-8, Feb. 2004.
- [4] M. Webster *et al.*: An efficient MOS-capacitor based silicon modulator and CMOS drivers for optical transmitters, *in 11th International Conference on Group IV Photonics (GFP)*, Aug. 2014.
- [5] Synopsys Tcad Tools, http://www.synopsys.com/Tools/TCAD/
- [6] Lumerical Mode Solutions, http://www.lumerical.com.
- [7] F. Boeuf et al.: Benchmarking Si, SiGe, and III-V/Si hybrid SIS optical modulators for datacenter applications, Journal of Lightwave Technology, 2017.
- [8] M. Douix *et al.*: Low loss poly-silicon for high performance capacitive silicon modulators, *Optics Express*, vol. 26, no. 5, pp. 5983-5990, Mar. 2018.
- [9] M. Takenaka and S. Takagi: Strain engineering of plasma dispersion effect for SiGe optical modulators, *IEEE J. Quantum Electron.*, vol. 48, no. 1, pp. 8–16, Jan. 2012.